


ITRS predicts the main trends in the semiconductor industry spanning across 15 years into the future.


✓ The International Technology Roadmap for Semiconductors is sponsored by the five leading chip manufacturing regions in the world: Europe, Japan, Korea, Taiwan, and the United States.


✓ The objective of the ITRS is to ensure cost-effective advancements in the performance of the integrated circuit and the products that employ such devices, thereby continuing the health and success of this industry.

TRUNKATURNIANUMONA



IAF0530 - Süsteemide usaldusväärsus ja veakindlus HiPEAC roadmap http://www.hipeac.net/roadmap √ The HiPEAC roadmap describes the HiPEAC vision on high-performance embedded architecture and compilation for the coming decade. It starts from societal challenges, application and industry trends, and technological constraints which lead to 7 technical challenges. This forms the basis for the HiPEAC vision "keep it simple for humans, and let the computer do the hard work" and its consequences. The roadmap ends with a SWOT analysis of the computing systems industry in Europe, and 6 research recommendations. 1918 Tallinna tehnikaülikooi 30





Industry Scaling Trends & Reliability Considerations

Dramatic increase in processing steps with each new generation

approx. 50 more steps per generation and a new metal level every 2 generations


Rush to market - Less time to characterize new materials than in the past


e.g. reliability issues with new materials not fully understood and potential new failure modes


Manufacturers' trends to provide 'just enough' lifetime, reliability, and environmental specs for commercial & industrial applications


e.g. 3-5 yr product lifetimes, trading off 'excess' reliability margins for performance





























































































































































Introduction


Formal methods – use of mathematical techniques in the specification, design and analysis of hardware and software


Many of the problems associated with the development of safety-critical systems are related to deficiencies in specification




























































Functional Decomposition

Functional Decomposition

Functional decomposition breaks down complex systems into a hierarchical structure of simpler parts.

Breaking a system into smaller parts enables users to understand, describe, and design complex systems.


Functional decomposition consists of the following steps:


Define the system context.


This will help define the system boundaries.


Describe the system in terms of high-level functions and their interfaces.


Refine the high-level functions and partition them into smaller, more specific functions.















































Formal Verification in P4 Validation

Based on model checking
Given a finite-state concurrent system
Express specifications as temporal logic formulas
Use symbolic algorithms to check whether model holds

Constructed database 10,000 "proofs"

Over 100 bugs found

Validation

Example errors: FADD, FMUL

