



	Information redundancy
	 Definition Information redundancy is the addition of redundant information to data to allow fault detection, fault masking or possibly fault tolerance.
et Jeron	 Error detecting and correcting codes (EDC codes) Encoding of information for transmission in noisy environments Later for dependability: communications, memory, storage, etc.




	Error Classes
	 An error is single when it only affects a single bit of the output Z
	 An error is multiple of order p when it affects at most p bits of Z
	 Burst error – the errorneous bits of Z are within an I-distance neighbourhood
Gert Jervan	


	Code
	 Code of length n is a set of n-tuples satisfying some well-defined set of rules
	Binary code uses only 0 and 1 symbols
	 binary coded decimal (BCD) code uses 4 bits for each decimal digit
	0000 0
	0001 1
	0010 2
Gert Jervan	1001 9
© Gei	


	Code Word	
	 A code word is a collection of symbols used to represent a particular piece of data based on specified code A word is an n-tuple not satisfying the rules of the code 	
	 Codewords should be a subset of all possible 2n binary tuples to make error detection/correction possible BCD: 0110 valid; 1110 invalid any binary code: 2013 invalid 	
i Gert Jervan	 The number of codewords in a code C is called the size of C 	8





	Encoding/decoding
	 2 scenario if errors affect codeword: – correct codeword → another codeword
	$-$ correct codeword \rightarrow word
© Gert Jervan	1



























	• Co dis	Distance de distance is the minimum Hamming tance between any two distinct dewords	
		code detects all single-bit errors code: 00, 11 invalid code words: 01 or 10 code corrects all single-bit errors code: 000, 111 invalid code words: 001, 010, 100, 101, 011, 110	
© Gert Jervan		101, 011, 110	





	 Separable/non-separable code Separable code codeword = data + check bits e.g. parity: 11011 = 1101 + 1 Non-separable code codeword = data mixed with check bits e.g. cyclic: 1010001 -> 1101 Decoding process is much easier for separable codes (remove check bits) 	
© Gert Jervan		22















	Application	
	Application	
	 Memories are built of individual chips 4-bit chips 98% of all memory errors are single-bit errors 1GByte DRAM with parity code: 0,7 failures per year 	
	 If one chip fails: multiple-bit errors Parity codes cannot detect multiple bit errors 	
Jervan	 Modifications of the basic parity scheme Bit-per-word parity Bit-per byte parity Bit-per chip parity Bit-per multiple chips parity Interlaced parity 	
© Ger		28





Code	Advantages	Disadvantages
Even parity Bit-per-word	Detects single-bit errors	Certain errors go undetected, e.g., if a word, including the parity bit, becomes all is
Bit-per-byte parity	Detects the all is and the all 0s conditions	Ineffective in detection of multiple errors
Bit-per-multiple- Chips parity	Detects failure of entire chip	Failure of a complete chip is detected, but it is not located
Bit-per-chip parity	Detects single error and identifies the chip that contains the erroneous bit	Susceptible to the whole- chip failure
Interlaced parity	Detects errors in adjacent bits; does not take into account the physical memory organization	Parity groups not based on the physical memory organization




























































			Dec con		ng a	nd ei	rror	- d	etect	ioı	n,		
ABLE 3.	9 The dec	oding pr	ocess for	the circuit of	f Fig. 3.46		TABLE 3.	.10 The 4	lecoding process	with ca	roncous inform	ation	
lock	Reg	ister val	ues 3	V(x)	B(x)	D(x)	Clock	1	Register values 2	3	V(x)	B(x)	Dix
0		0	0				0	0	0 .	0			
-	-	-		1	0	1	1	0	0		1	0	1
1	0	0	1	σ),	1	-	-			0	1	
2	0	t.	1		1		2	0	1	1	1	T.	0
3	1	1	0				3	1	t	0	1		ò
4	1	0	1	0	1	r	4	1	0	0			<i>N</i> .
4	1	0	-	0	8	0	5	0	0	1	6	. 1	1
5	a	1	0	a	0	0		-	-		0	1	
6	,	0	0	-			6	8	1	1	x `	i	8
7		n	0	· 1 .	1	0 t	7	1	1	0	† Received		
'	s	yadrom		Code word		Original information			Nonzero syndrome		word		








	Encoding	
	 An encoder for an RS code takes k data symbols of s bits each and computes a codeword containing n symbols of m bits each A Reed-Solomon code can correct up to n-k/2 symbols that contain errors 	
© Gert Jervan	65	



















		sidue (CODES A residue code is a separable arithmetic code created by appending the residue (reminder) of
TABLE 3.12 Re 4-bit information modulus of three	on words us		a number to that number - Code = D R, where R is the reminder of the
Information	Residue	Code word	division with an integer m
0000 0001 0010 0011 0100 0101 0101 1000 1001 1010 1010 1010 1010 1010 1010 1011 1100	0 i 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0	0000 00 0011 01 0010 10 0010 01 0011 00 0100 01 0101 10 0111 01 1000 10 1010 01 1010 01 1010 01 1010 01 1010 01 1100 00 1110 00 1111 00	 The number of bits in R depend on m Residue codes are invariant to addition Low-cost residues: m = 2b - 1, b at least 2 R requires b bits Easy to encode: division is Modulo-3 addition Decoding simply removes R
			64













TABLE 3.16 Berger code	er codes wards for 4-bit	 Berger codes are formed by appending a special set of bits, called check bits, to each word of information
Original hiformation 0000 0001 0010 0010 0100 0101 0110 0111 1000 1011 1100 1111 1110	Berger code 0000 111 0001 100 0010 100 0010 101 0010 101 0100 101 0100 101 0100 110 1000 110 1000 110 1001 101 1011 100 1101 100 1110 100	 Berger code of length n I information bits k check bits
2 Cecura		68


































single stuck-at fault model








8


82


send or process complemented data during second transmission
















 Environment Diversity To diversify the software operating circumstance temporarily. The typical examples of environment diversity technique are progressive retry, rollback, rollforward, recovery with checkpointing, restart, hardware reboot, etc.
88






























|--|










	Modifications to Traditional Techniques • Adaptive N-version systems • Fuzzy Voting • Abstraction • Parallel Graph Reduction
© Gert Jervan	104





Why Parallel Graph Reduction
 Reduce time overhead of fault tolerance by taking advantage of referential transparency.
106




















	Questions?
© Gert Jervan	