



Department of Computer Engineering Tallinn University of Technology Estonia


© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus	© Ge
_	Downtime	
✓ Planned downtime		
<ul> <li>Maintenance, repair,</li> </ul>	upgrade	Г
<ul> <li>Unplanned downtime</li> </ul>	e	
✓ Dependability:		
	and the state of t	
·	ntime into planned downtime	
Reduce downtime (r	nagic nines)	
TALLINNA TEHNIKAÜLIKOOL	3	


© Gert Jervan, TTÜ/ATI	TTÜ/ATI IAF0530 - Süsteemide usaldusväärsus ja veakindlus						
	Sources of Problems						
					1		
Category	Early 80s	Late 80s	90s	2000s			
Hardware + environment	32%	29%	20%	Up			
Software	26%	58%	40%	The same			
Human Operators	42%	13%	40%	Down			
PIS TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITI OF TECHNONOGY					4		







































































Year	1999	2002	2005	2008	2011	2014
Feature size (nm)	180	130	100	70	50	35
Mtrans/cm <sup>2</sup>	7	14-26	47	115	284	701
Chip size (mm <sup>2</sup> )	170	170-214	235	269	308	354
Signal pins/chip	768	1024	1024	1280	1408	1472
Clock rate (MHz)	600	800	1100	1400	1800	2200
Wiring levels	6-7	7-8	8-9	9	9-10	10
Power supply (V)	1.8	1.5	1.2	0.9	0.6	0.6
High-perf power (W)	90	130	160	170	174	183
Battery power (W)	1.4	2.0	2.4	2.0	2.2	2.4

5	© Gert Jervan, TTÜ/ATI IAF0530 - Süsteemide usaldusväärsus ja veakindlus
	Industry Scaling Trends & Reliability Considerations
	✓ Reduced gate oxide thicknesses
	<ul> <li>Increased thermal/power densities</li> </ul>
	<ul> <li>Reduced interconnect dimensions</li> </ul>
	<ul> <li>Higher device operating temperatures</li> </ul>
	<ul> <li>Increased sensitivity to defects and statistical process variations</li> </ul>
	<ul> <li>Introduction of new materials with each new generation, replacing proven materials</li> </ul>
	<ul> <li>e.g. Cu and low K inter-level dielectrics for Al and SiO2</li> </ul>
	TALINNA TEIINIKAÜLIKOOL 32

IAF0530 - Süsteemide usaldusväärsus ja veaki Industry Scaling Trends & Reliability Considerations


33

- Dramatic increase in processing steps with each new generation
  - approx. 50 more steps per generation and a new metal level every 2 generations
- Rush to market Less time to characterize new materials than in the past
  - e.g. reliability issues with new materials not fully understood and potential new failure modes
- Manufacturers' trends to provide 'just enough' lifetime, reliability, and environmental specs for commercial & industrial applications
  - e.g. 3-5 yr product lifetimes, trading off 'excess' reliability margins for performance


1918 TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITE OF TECHNOLOG


© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus
	Industry Scaling Trends & Reliability Considerations
reluctance to share info	eveloped by manufacturers, ormation with hi-rel customers
<ul> <li>e.g. process recipes, promotion margins, MTTF</li> </ul>	ocess controls, process flows, design
	electronics focus on the the commercial customer, with n the needs of the space
<ul> <li>e.g. extended life, extreme</li> </ul>	me environments, high reliability
<ul> <li>Increasingly difficult te device complexity</li> </ul>	stability challenges due to

© Gert Jervan, TTÜ/ATI		IAF0530 - Süsteemide	e usaldusväärsus ja vea	kindlus
Pi	roduct	Techni	cal Tren	ds
Operating temperature, *C	<u>1990</u> -55 to 125	<u>2000</u> -40 to +85	<u>2010</u> 0 to 70	
Supply voltage Max, power (high perf.)	5v 5	1.5v 100	0.6v 170	
No. of package types	<10	<60	??	
Design support life Production life	>10 yrs. >10 yrs.	1-5 yrs. 3-5 yrs.	<1yr. <3yrs.	
Service life	<u>&gt;20 yrs.</u>	<u>5-10 yrs.</u>	<u>&lt;5yrs.</u>	
			*MRQW-2002, Bern	stein
PIS TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY				35




	© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus	
		Impact of scaling on wear-out failure mechanisms	
technolog cally indi wi		EM) is in a conductor on (HCI)	<ul> <li>Time-Dependent-D</li> </ul>
IKAŪLIKOOL	PIS TALINNA TEIINI	37	1915 TALLINNA TEHNIKAÜLIKOOL TALINN IBRITERITY OF TEHNIKOOL













© Gert Jervan, TTŪ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus			
	Implications to Design			
✓ Design fabric will I	be Regular			
<ul> <li>Will look like Sea-of-transistors interconnected with regular interconnect fabric</li> </ul>				
✓ Shift in the design efficiency metric				
From Transistor Density to Balanced Design				
	BUT			
J	hese sub-nanometer chips defect- ossible (yield is below acceptable			
✓ Increasing importa faults (due to the	ance of transient and intermittent environment) 42			

















© Ge	ert Jervan, TTÜ/ATI IAF0530 - Süsteemide us	aldusväärsus ja veakindlus	© Gert	Jervan, TTÜ/ATI
~	Duration of Permanent failure: once it manifests, we unless you repair the system E.g., cut a network cable Intermittent failure: only occurs on occa unknown reasons (until debugged ofte E.g., Patriot missile defense Transient failure: if you wait or retry, go E.g., various media corruption	on't go away asion, for en workload)	* * * * *	crash hang respond o provide w how to cla Byzantine how does
	1918 TALUNNA TEHNIKAŬLIKOOL TALURO URIVESTIV OF TECHROROST	53	<b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b> <b>11</b>	8 <b>LLINNA TEHNIKAÜLIKOO</b> LINN UNIVERSITY OF TECHNOLO


### IAF0530 - Süsteemide usaldusväärsus ja veakindlus


Software Failures

- correctly but too late
- wrong data
- lassify ? (fail-stop, fail-fast, e)
- s recovery affect classification ?

#### **Bug Triggers** Timing • interleaving of events $\rightarrow$ many execution traces hard to test all Recovery code deals with exceptions $\rightarrow$ hard to simulate prior to shipping (ex. check NULL on return from malloc()) fault injection often used Third-party code customer software, drivers, extensions, library users ■ Microsoft's "driver certification" → a way to combat this Boundary conditions simple ones found through static analysis, complex ones are hard Bug-fix patches customer system diverges over time OS patches particularly evil TALLINNA TEHNIKAÜLIKOOL 55







# ervan, TTÜ/ATI IAF0530 - Süsteemide usaldusväärsus ja veakindlus Have we learnt since Therac-25

Software for Certain Medtronic Implanted Infusion Pumps Recalled

FDA Patient Safety News: Show #32, October 2004

 Medtronic is recalling certain software application cards.They're used in the company's Model 8840 N'Vision Clinician Programmers. These hand-held devices are used to program a number of implantable devices, including the SynchroMed and SychroMed EL implantable infusion pumps.

59

1918 Tallinna tehnikaülikool

1918 TALLINNA TEHNIKAÜLIKOOL TALINN UNIVERSITY OF TECHNOLOG

# Have we learnt since Therac-25

IAF0530 - Süsteemide usaldusväärsus ja veakindlus


The recall is prompted by reports of data entry errors that have led to serious drug overdoses, including two patient deaths. The overdoses occurred when clinicians who were programming the pump entered the wrong time duration or the wrong interval --- for example, mistakenly putting the time interval between periodic drug boluses in the "minutes" field, instead of the "hours" field.

# Have we learnt since Therac-25

The recalled software may have contributed to these errors because one part of the screen did not have labels on the fields for hours, minutes, and seconds. Medtronic is now distributing replacement software that adds time labels to the screen to help reduce the risk of these kinds of programming errors.

#### TALLINNA TEHNIKAÜLIKOOL

# Automation A driving force of automation is to compensate for human disadvantages humans are unreliable components of systems requiring replacement by reliable computers humans have limited capabilities in response time and capacity However, humans play an essential role in safetycritical decision making computers are not flexible or adaptable, e.g., response in emergency situations computers cannot make creative judgements or strategic decisions TALLINNA TEHNIKAÜLIKOOL 62



61

© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus	•	© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldus	väärsus ja veakindlus
<ul> <li>humans may be</li> <li>humans may be maintaining</li> </ul>	Role of Humans sible for part of a task assigned "hard to automate" part responsible for monitoring and nsibility may make building a irder	-	<ul> <li>85% of work a humans rathe</li> <li>Should we bel</li> <li>Data may be l caused by ope system/safety</li> <li>e.g. DC-10 headings alt</li> <li>Positive actior</li> <li>only 10% of</li> <li>Operators are</li> </ul>	accidents are due to <b>unsafe</b> er than unsafe conditions ieve the statistics? biased and incomplete: in 60-80% erator's loss of control, 75% of the rator's loss of control, 75% of the ratoris deemed pilot error, involved au crash deemed pilot error, involved au	acts by of accidents use had perator action topilot
PIR TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY	65		1918 TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY		66

# Gert Jervan, TTÜ/ATI


# Do Humans Cause Most Accidents?


- Should we believe the statistics?
  - Operators have to intervene at limits, diagnose/respond quickly
    - E.g. consequences can be serious
  - Hindsight allows to identify a better decision
    - Operator's knowledge may be partial, or understanding erroneous
  - Separating operator error from design error is difficult
    - Examples from nuclear power plants:
      - Dials measuring the same quantities calibrated in different scales


67

- Location of critical decimal points unclear
- Critical displays located at back panelsLabels/colours inconsistent and misleading

TALLINNA TEHNIKAÜLIKOOL







#### IAF0530 - Süsteemide usaldusväärsus ja veakindlus Humans vs Machines Where machines have advantage... Sensing/Actuating: broader range of sensors, able to perform in harsh environments Cognition: no boredom, precision of calculations, repeatability, predictability Where humans have advantage... Sensing/Actuating: image processing, edge & anomaly detection, flexibility Cognition: ability to respond in unknown situations Should you trust humans or machines? Boeing trusts people (pilot has ultimate authority). Airbus trusts machines (flight control software has authority over pilot). TALLINNA TEHNIKAÜLIKOOL 71

# Am, TTU/ATI IAF0530 - Süsteemide usaidusväärsus ja veakindlus Human Machine Interaction (HMI)

- Hybrid discipline: psychology, engineering, ergonomics, medicine, sociology, mathematics
- Concerned with the impact of human operators and maintainers on system performance, safety and productivity
- Concerned with enhancing the efficiency, flexibility, comprehensibility and robustness of user interaction
- In the safety-critical context, the primary concern is to enhance robustness, possibly at the expense of efficiency and flexibility

```
TALLINNA TEHNIKAÜLIKOOL
TALLINNA UNIVERSITY OF TECHNOLOGY
```

# Human Reliability Analysis (HRA)

IAF0530 - Süsteemide usaldusväärsus ja veakindlus

- Identify potential operator errors that may lead to hazards and reduce error where risk is sufficiently high
- Four steps:
  - task analysis: characterise the actions performed to achieve particular goals
  - human error identification: identify possible erroneous actions in performing a task human reliability quantification: estimate likelihood of
  - error mitigation of human error: identify control options

TALLINNA TEHNIKAÜLIKOOL

## Task Analysis Tasks are activities to transform some given initial state into a goal state, i.e., goal-directed Structured from sub-tasks and elementary actions Each elementary action is concerned with a manipulation to be performed upon an object in the task domain Procedures for normal operation of the system maintenance of the system emergency situations Logical sequence of actions that the operator engages in and the detailed physical executions that the operator TALLINNA TEHNIKAÜLIKOOL 74

© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus		© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus
<ul> <li>Human error is not a uset         <ul> <li>Implies possible to improving</li> <li>Human-Task Mismatch be</li> <li>Erroneous behaviour inerneeded to complete a tast</li> <li>Tasks</li> <li>Involve problem solving,</li> <li>Need adaptation, experirity</li> <li>Levels of cognitive controp</li> <li>Skills-based behaviour (complexity)</li> </ul> </li> </ul>	ove humans etter term xtricably connected to the behaviour sk decision making mentation, optimisation of [Rasmussen's] smooth sensory based)		<ul> <li>Designer reli</li> <li>Operator emiliar</li> <li>In training</li> <li>In unfamiliar</li> <li>based</li> <li>Needs to r</li> <li>Experimenta</li> <li>Test a set</li> <li>May be un</li> <li>Human error</li> <li>unsuccess</li> </ul>	of hypothesis through mental reasoning ireliable
TALLINNA TEHNIKAÜLIKOOL TALLINN UNVESITY OF TECHNOROGY	75		PIE TALLINNA TEHNIKAÜLIR JALINN UNIVERSITY OF TECHN	KOOL 76
© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus		© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus

73


# Gert Jervan, TTÜ/ATI

191 **TA** TA

## 13

78

© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakir	ndlus
	Human as Partne	er
<ul> <li>Both humans and autom control tasks</li> </ul>	nated system assigned	
Number of human tasks re	educed	
<ul> <li>Must be planned appropria</li> </ul>	ately	
✓ Modes		
<ul> <li>Partial automation</li> </ul>		
<ul> <li>Shared control (primary re computer continuously pe</li> </ul>	esponsibility with humans, but rforms checks)	
<ul> <li>Potential problems</li> </ul>		
<ul> <li>Good mental models are in</li> </ul>	mportant	
<ul> <li>Must know the system state</li> </ul>	ate	
<ul> <li>Good communication is es</li> </ul>	sential	
<ul> <li>Clarity, correctness</li> </ul>		
TALLINNA TEHNIKAÜLIKOOL		79




© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus	© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus
	Human Tasks		Human Error Models
<ul> <li>Simple tasks         <ul> <li>Uncomplicated s</li> <li>Vigilance tasks</li> <li>Detection of sig</li> </ul> </li> <li>Emergency resp         <ul> <li>May involve cor</li> <li>Performed under</li> <li>Complex tasks</li> <li>Defined tasks, i</li> </ul> </li> </ul>	nals ponse tasks nplex reactions	groups False sensation ( experience and r Attentional failur Memory lapses ( Unintended word Recognition failu Inaccurate and b Errors in judgem Reasoning errors	es (distraction, dividing attention) forgetting items) Is/actions res (wrongly observed signals) olocked recall (misremembering sequences) ent (misconceptions)
1918 TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF ITEHNOLOGY	81	PIR TALLINNA TEHNIKAÖLIKOOL TALLINN ÜRIVERSITI OF TECHNOLOGY	82


© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakir	ndlus	© Gert
Human-Ta	sk Mismatch again.		
<ul> <li>Errors are an integral part of</li> </ul>	of learning!		1
<ul> <li>Mechanisms of human malf</li> </ul>	unction		-
<ul> <li>Skills-based level</li> </ul>			•
<ul> <li>Disorientation, motor skills</li> </ul>	a failure		
<ul> <li>Stereotype take-over</li> </ul>			× .
<ul> <li>Rule-based level</li> </ul>			
<ul> <li>Incorrect recall of rules</li> </ul>			
<ul> <li>Stereotype function</li> </ul>			1
<ul> <li>Knowledge-based level</li> </ul>			×
<ul> <li>Mental overload</li> </ul>			
<ul> <li>Premature hypothesis (wa</li> </ul>	y of least resistance, point of no return)		
<ul> <li>Also performance affecting</li> </ul>	factors (separately)		
<ul> <li>Work conditions, stress, so</li> </ul>	cial aspects		
1918 Tallinna tehnikaülikool		83	

⊖ Gert Jervan, TTÚ/ATI IAE0530 - Siisteemide us;	aldusväärsus ja veakindlus		
Human Factors S	Summary		
<ul> <li>Understanding cognitive aspects essention</li> </ul>	ial		
Probability of failure difficult to predict			
<ul> <li>Human response affected by stress, fatigue,</li> </ul>	etc		
<ul> <li>Must assume human error will happen sooner or</li> </ul>			
later <ul> <li>Hardware support, failsafe operations</li> </ul>			
<ul> <li>Design for safety</li> </ul>			
<ul><li>Fault-tolerance</li></ul>			
<ul> <li>HCI (layout, communication, correctness etc)</li> </ul>	)		
17μμ <b>TALUNNA TEHNIKAÜLIKOOL</b> TALUNR UNVERTS OF RELIMOUGY	84		






© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus
_	Introduction
<ul> <li>Formal methods – u techniques in the sp analysis of hardwar</li> </ul>	pecification, design and
• •	ns associated with the ety-critical systems are es in specification
1918 TALLINNA TEHNIKAÜLIKOOL JALINN UNIVERSITI OF TECHNOLOGY	88





#### IAF0530 - Süsteemide usaldusväärsus ja veakindlu


#### Semi-formal Requirements/Specification

- Requirements should be unambiguous, complete, consistent and correct.
- Natural language has the interpretation possibility. More accurate description needed.
- Using pure mathematic notation not always suitable for communication with domain expert.
- Formalised Methods are used to tackle the requirement engineering. (Structured text, formalised English).










# Formal Methods

97

- Formal methods have been used for safety and security-critical purposes during last decades for e.g:
  - Certifying the Darlington Nuclear Generating Station plant shutdown system.
  - Designing the software to reduce train separation in the Paris Metro.
  - Developing a collision avoidance system for United States airspace.
  - Assuring safety in the development of programmable logic controllers.
  - Developing a water level monitoring system.
  - Developing an air traffic control system.

TALLINNA TEHNIKAÜLIKOOL





# 2 Constrained on the actual product (manufacturing test)

# <text><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header>

© Gert Jervan, TTŪ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus		
Why	Formal Verification		
<ul> <li>Need for reliable hardwar</li> </ul>	re validation		
<ul> <li>Simulation, test cannot h</li> </ul>	andle all possible cases		
<ul> <li>Formal verification conducts exhaustive exploration of all possible behaviors</li> </ul>			
<ul> <li>compare to simulation, whi behaviors</li> </ul>	ich explores some of possible		
<ul> <li>if correct, all behaviors are verified</li> </ul>			
<ul> <li>if incorrect, a counter-example (proof) is presented</li> </ul>			
PIR TALLINNA TEHNIKAÜLIKOOL	102		

104

### Theorem Proving

- Formal methods
  - Formally, mathematically describe the system (hardware or software)
  - Formally, mathematically describe the properties you want to verify/validate (i.e. specifications)
    - Using available tools, mathematically PROVE the system will always exhibit the desired properties
- Do not have to use the same language to describe the system and the properties
  - calculus-based languages, logic based languages, temporal languages, etc.

TALLINNA TEHNIKAÜLIKOOL

- Model Checking
   Algorithmic method of verifying correctness of (finite state) concurrent systems against temporal logic specifications


   A practical approach to formal verification

   Basic idea


   System is described in a formal model
   derived from high level design (HDL, C), circuit structure, etc.
   The desired behavior is expressed as a set of properties
   expressed as temporal logic specification
  - The specification is checked against the model


TALLINNA TEHNIKAÜLIKOOL


© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja vea	kindlus	© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus
(Kripke structure)	Model Checkin as a state transition structur pressed in propositional			with YES or NO to be done by experienced designers
temporal logic (CTI • asserts how system • Efficient search pro			✓ History	ion – use symbolic methods, BDDs
III 1746 TALLINNA TEIINIKAÜLIKOOL IIIII TALUNN MRYLESIY OF TICINROOSY		105	Clark, Emerson [19     Quielle, Sifakis [19	-




© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus
	Model Checking - Issues
<ul> <li>impossible to groperties the s</li> </ul>	is effective for a given property uarantee that the specification covers all system should satisfy ification - responsibility of the user


























© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus
RTL valid	ation environment
<ul> <li>RTL model is MUCH slower than reader</li> </ul>	eal silicon
<ul> <li>A full-chip simulation with checker machine</li> </ul>	rs runs at ~20 Hz on a Pentium <sup>®</sup> 4 class
<ul> <li>A computer farm containing ~6K ( of simulation cycles per week</li> </ul>	CPUs running 24/7 to get tens of billions
<ul> <li>The sum total of Pentium<sup>®</sup> 4 RTL s</li> <li>&lt; 1 minute on a single 2 GHz syst</li> </ul>	simulation cycles run prior to A0 tapeout em
<ul> <li>Pre-silicon validation has some ac</li> </ul>	vantages
<ul> <li>Fine-grained (cycle-by-cycle) check</li> </ul>	king
<ul> <li>Complete visibility of internal state</li> </ul>	2
<ul> <li>APIs to allow event injection</li> </ul>	
<ul> <li> but no amount of dynamic valid</li> </ul>	ation is enough
<ul> <li>A single dyadic extended-precision (80-bit) FP instruction has O(10**50) possible combinations</li> </ul>	
<ul> <li>Exhaustive testing is impossible, e</li> </ul>	ven on real silicon
TALINNA TEHNIKAÜLIKOOL TALINN UNIVERSITY OF TECHNOLOGY	120

# How do you verify a design with...

- 42 million transistors
- 1 million lines of RTL code
- ✓ 600 1000 people working on it
- ✓ A 3-year design time
- Daily design changes

TALLINNA TEHNIKAÜLIKOOL

© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus
	How do you verify a design which has bugs like this??
mode is set to the sticky bit src1[67:0] src2[67:0]	rruction, when the rounding o "round up", incorrectly sets when the source operands are: = X*2i+15 + 1*2i = Y*2j+15 + 1*2j 4 and {X,Y} are integers
PIR TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY	122

#### IAF0530 - Süsteemide usaldusväärsus ja veakindlus Pentium 4 Validation - Staffing And the answer is... 10 people in initial "nucleus" from previous ✓ Hire 70+ validation engineers Buy several thousand compute servers project Write 12,000 validation tests 40 new hires in 1997 Run up to 1 billion simulation cycles per day for 200 20 new hires in 1998 days Check 2,750,000 manually-defined properties Find, diagnose, track, and resolve 7,855 bugs Apply formal verification with 10,000 proofs to the instruction decoder and FP units This found that obscure FMUL bug! TALLINNA TEHNIKAÜLIKOOL 123 IIIII TALLINNA TEHNIKAŪLIKOOL

125

121

# IAF0530 - Süsteemide usaldusväärsus ja veakindlus P4 Validation Environment

Hardware

- IBM RS/6000 workstations (0.5-0.6Hz full processor model)
- Pentium III Linux systems (3-5Hz full processor model)
- Computing pool of "several thousand" systems
- Simulation statistics
  - About 1 million lines of code in SRTL model
  - 5-6 billion clock cycles simulated / week
  - 200 billion total clock cycles simulated overall

About 2 minutes of execution with a 1GHz clock!

# IAF0530 - Süsteemide usaldusväärsus ja veakindlus **Cluster-Level Testing**

- Divide overall design into 6 "clusters" + microcode
  - Develop "cluster testing environments" (CTEs) to validate each cluster separately (e.g. floating point, memory)
  - Then validate using full processor model
- Advantages of the approach
  - Controllability control behavior at microarchitecture level
  - Early validation possible for each cluster
- Decoupled validation possible for each cluster 1918 Tallinna tehnikaülikooi

126


124


TALLINNA TEHNIKAÜLIKOOL


# Other Validation Features

- Extensive validation of power-reduction logic
- Code coverage and code inspections a major part of methodology
- Formal verification used for Floating Point & Instruction Decode Logic

1918 Tallinna tehnikaülikool 127







© Gert Jervan, TTÜ/ATI	IAF0530 - Süsteemide usaldusväärsus ja veakindlus
	Methodology drivers
<ul> <li>Regression</li> </ul>	
<ul> <li>RTL is "live", and changes f</li> </ul>	frequently until the very last stages of the project
	at lower levels allows regression to be bustness in the face of ECOs
<ul> <li>Debugging</li> </ul>	
<ul> <li>Need to be able to demonst architects</li> </ul>	trate FV counter-examples to designers and
<ul> <li>Designers want a dynamic</li> </ul>	test that they can simulate
<ul> <li>Waveform viewers, schema</li> </ul>	atic browsers, etc. can help to bridge the gap
<ul> <li>Verification in the large</li> </ul>	
<ul> <li>Proof design: how do we ap</li> </ul>	pproach the problem in a systematic fashion?
Proof engineering: how do	we write maintainable and modifiable proofs?
1918 TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY	132

# Gert Jervan, TTÜ/ATI

#### **Other Challenges** Verifitseerimine Dealing with constantly-changing specifications Verifitseerimise teemat katab pikemalt aine Specification changes are a reality in design IAF0620 - Digitaalsüsteemide verifitseerimine Properties and proofs should be readily adapted (magistriõpe) How to engineer agile and robust regressions? Protocol Verification This problem has always been hard Getting harder (more MP) and more important (intra-die protocols make it more expensive to fix bugs) Verification of embedded software S/W for large SoCs has impact beyond functional correctness (power, performance, ...) Not all S/W verification techniques apply because H/W abstraction is less feasible

133

One example is microcode verification

TALLINNA TEHNIKAÜLIKOOL



