

# Studying CMOS Defects with DefSim

## Overview and Demonstration

A. Jutman<sup>1</sup>, W. A. Pleskacz<sup>2</sup>

<sup>1</sup>Tallinn University of Technology, Estonia


<sup>2</sup>Warsaw University of Technology, Poland

artur@pld.ttu.ee, pleskacz@imio.pw.edu.pl



# Outline

- Introduction and Motivation
- Implementation of defects
- DefSim chip structure and design
- DefSim in a lab and classroom
- Experiments with defects and models
- DefSim software
- Conclusions and Future work



# Project Funding

Financial support for DefSim hardware development was provided by:

- REASON (IST-2000-30193), an IST project funded by the European Union;
- Polish State Committee for Scientific Research (project No. 4 T11B 023 24);
- Estonian Science Foundation grants G5649, G5910 and Enterprise Estonia.

DefSim Personal and DefSim Server software was developed by Testonica Lab free of charge



# Project Team



Warsaw  
University of  
Technology

Coordinator: Dr. Witold Pleskacz  
T. Borejko                      T. Gugala  
P. Pizon                         A. Walkanis  
P. Trochimiuk                K. Bolczak



Tallinn  
University of  
Technology

Coordinator: Prof. Raimund Ubar  
A. Jutman  
S. Devadze  
E. Orasson



Slovak  
University of  
Technology

Dr. Viera Stopjakova

The team would like to thank Prof. W. Kuzmicz from Warsaw University of Technology for his support and valuable feedback



# Motivation

- ITRS: testing is already one of key problems in current generation of VLSI chips and its importance will be growing.
- There is a strong demand for well-educated specialists in the area of IC testing.
- Teaching of testing topics is based on abstract models which do not reflect well physical reality.
- Simulation alone is not sufficient, “real silicon” is needed for better understanding of test problems and for training in fault simulation and test pattern generation.





# Goals



Development of a VLSI chip providing practical possibility for testing real circuits with *artificially introduced* but *real* physical defects, and in particular:

- demonstration of defects that are not easy to be modeled or for which existing fault models do not follow the real electrical effect of the respective defect precisely,
- testing of simple gates as well as gates embedded in larger digital circuits,
- comparison of theoretical and real defect coverage for various sets of test vectors,
- demonstration of  $I_{DDQ}$  testing and its efficiency,
- making the chip “student-proof” and avoiding possible damage resulting from its operation with intentionally introduced defects.

Created environment can be used in research also (e.g. in evaluation of defect-oriented test pattern generation methods and tools).



# Implementation of defects

## *Complex cell with IN-OUT short*



# Implementation of defects



## *NAND2 cell with floating gate*






# Implementation of defects

## *NAND2 cell with D-S short (missing poly)*




- Altogether there are **over 500** different defects on the chip
- Implemented defects are **shorts and opens** in metal and poly layers
- To be close to the silicon reality each cell is loaded and driven by standard non-inverting buffers

# DefSim IC layout



16 different complex cells and small circuits implemented  
For each cell there is a fault-free circuit and many copies of the same cell with intentionally injected defects.

# Schematic diagram of *block1*




Only one circuit at a time can be active (selected)



# DefSim IC details



- Standard industrial technology (AMS CMOS 0.8 $\mu$ m CYE - 2M/2P)
- Area 19.90 mm<sup>2</sup>
- Approx. 48000 transistors
- 62 pins, JLCC68 package





A built-in current monitor for  $I_{DDQ}$  testing is implemented in each block.



# DefSim Cell Examples: c17



# DefSim Cell Examples: CB\_1





# DefSim in the classroom

## *With DefSim you can*

- Observe the truth table of correct circuit
- Observe the truth table of defective circuit
- Obtain defect/fault tables for all specific defects
- Define test patterns automatically or manually
- Activate IDDQ and voltage measurements
- Study behavior of bridging and open faults
- Study and compare different fault models

# Lab environment



“Plug and Play” – dedicated hardware and software



# DefSim software

Adobe Reader - [1: Experiment results 20\_49\_38 [ON1, single defect: n1/Q, lddq activated].pdf]

Experiment results 20:49:38, page 1  
[ON1, single defect: n1/Q, lddq activated]

DCBA	Q	PASS/FAIL
0000	1	PASS
0001	1	PASS
0010	1	PASS
0011	1	PASS
0100	0	FAIL
0101	0	PASS
0110	0	PASS
0111	0	PASS

1: Experiment results 04:46:18 [NO3, single defect: B/Q]

Test results

CBA	Q	PASS/FAIL
000	0	0/Fail FAIL
001	0	0/OK PASS
010	1	1/Fail FAIL
011	1	1/Fail FAIL
100	0	0/OK PASS
101	0	0/OK PASS
110	1	1/Fail FAIL
111	0	0/OK PASS

1: Experiment results 04:03:02 [NO3, all defects]

Fault table

Defects	CBA	000	001	010	011	100	101	110	111	Coverage
AVB	0	1	1	0	0	0	0	0	0	1
AVC	0	1	0	0	1	0	0	0	0	1
AVgnd	0	1	0	0	0	0	0	0	0	1
AVQ	1	1	0	1	0	1	0	0	1	1
AVdd	1	0	0	0	0	0	0	0	0	1
B/C	0	0	1	0	0	1	0	0	0	1
B/gnd	0	0	1	0	0	0	0	0	0	1
B/Q	1	0	1	1	0	0	1	0	0	1
B/Vdd	1	0	0	0	0	0	0	0	0	1
C/gnd	0	0	0	0	1	0	0	0	0	1
C/Q	1	0	0	0	1	1	1	0	1	1
C/Vdd	1	0	0	0	0	0	0	0	0	1
Q/gnd	1	0	0	0	0	0	0	0	0	1
Q/Vdd	0	1	1	1	1	1	1	1	1	1
Outputs		H	L	L	L	L	L	L	L	

Coverage: 100.000%

DefSim by Testonica

File Options Window Help

ON1: NAND(OR(A,B), OR(C,D))

Gate-Level Schematics

Show Transistor Level Schematics

Measurement Options

- All defects
- All stuck-at faults
- Single defect: n1Q

Activate I<sub>DDQ</sub>

**Run**

Input Vectors [4]

DCBA

0010

0100

0110

1001

Generate

SAF ATPG

Exhaustive Test

Random Test 5

Ready Experiment finished successfully

DefSim Personal –  
*simple but powerful.*

Personal solution allows to experiment with different aspects of IC testing shortly after connecting DefSim hardware with computer. Ideal for standalone use or for small groups of users.

# DefSim software

## DefSim Server – *advantage by sharing.*

Built on a top of modern Web-technologies DefSim Server is capable to share single or several hardware devices between multiple users. Best suitable for organizing study process in classrooms, distance e-learning or remote Web-access services.

The screenshot displays the DefSim software interface, which is accessed via a web browser (Mozilla Firefox). The interface is divided into several sections:

- Report Section:** Shows the experiment name "Experiment (10.03.2006 21:00)", the circuit "DN1", and the defect "n1/Q". It also indicates that the topography is "Activated".
- Test Results Table:** A table showing the results of a DCBA Q IDDQ test. The table has two columns: a binary code and a status (Pass or Fail).
- Configuration Section:** A form for configuring the test. It includes fields for "DEFINITION" (with a dropdown menu), "HOME ACCOUNT PROJECT RUN TEST RESULTS", and "DEFINITION" (with a dropdown menu). It also has a "Generate Def Test Vectors" button and a "Load Vectors" button.
- Footer:** Includes the text "TESTONICA" and "DEFINITION" in a large font, and a footer with "PROJECT ACCOUNT EXERCISES CONTACTS ABOUT" and "Testonica.com © 2007 + Privacy Policy + Terms of Use".

DCBA Q IDDQ	Result
0000 1	Pass
0001 1	Pass
0010 1	Pass
0011 1	Pass
0100 0	Fail Fail
0101 0	Pass
0110 0	Pass
0111 0	Pass
1000 0	Fail Fail
1001 0	Pass
1010 0	Pass
1011 0	Pass
1100 0	Fail Fail
1101 0	Pass
1110 0	Pass
1111 0	Pass

# Outline

- Introduction and Motivation
- Implementation of defects
- DefSim chip structure and design
- DefSim in a lab and classroom
- DefSim software
- Experiments with defects and models
- Conclusions and Future work



# Basic experiments in the classroom

## *Evaluating stuck-at fault model*

DCBA

0010

0100

0110

1001

The screenshot shows the DefSim by Testonica software interface. The main window displays a circuit diagram of a NAND gate with four inputs labeled A, B, C, and D, and one output labeled Q. The circuit is implemented using two OR gates and one NAND gate. The input vectors are listed as DCBA: 0010, 0100, 0110, and 1001. The software interface includes a menu bar (File, Options, Window, Help), a dropdown menu for the circuit (ON1: NAND( OR(A,B), OR(C,D) )), a "Gate-Level Schematics" section, a "Show Transistor Level Schematics" button, "Measurement Options" (All defects, All stuck-at faults, Single defect: A/B), an "Activate I<sub>DDQ</sub>" checkbox, a large green "Run" button, and a "Generate" section with buttons for SAF ATPG, Exhaustive Test, and Random Test (set to 5). The status bar at the bottom indicates "Ready" and "Experiment finished successfully".



# Basic experiments in the classroom

## Evaluating stuck-at fault model

DCBA  
0010  
0100  
0110  
1001  
1001

DefSim by Testonica

1: Experiment results 05:16:27 [ON1, all defects]

Fault table

DCBA	Defects																Outputs											
	A/B	A/C	A/D	A/gnd	A/n1	A/Q	A/vdd	B/C	B/D	B/gnd	B/Q/n1	B/Q	B/vdd	C/D	C/gnd	C/n1	C/Q	C/vdd	D/gnd	D/n1	D/Q	D/vdd	n1/gnd	n1/D/vdd	Q/gnd	n1/Q	Q/vdd	Q
0010	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	1	1	1	0	1	1	1	1	1	0	0	0	H
0100	0	0	0	0	0	1	1	0	0	0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	1	1	0	H
0110	1	1	0	0	0	0	0	0	1	1	0	1	0	1	1	1	1	0	0	0	0	0	1	0	0	1	L	
1001	1	1	0	1	1	1	0	0	1	0	0	0	0	1	0	0	0	0	1	1	1	0	0	1	0	0	L	
Coverage	1	1	0	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		

Coverage: 92.593%

undetected faults

Save... Print... Close

All stuck-at faults  
 Single defect: A/B

Run

Exhaustive Test  
Random Test 5

Experiment finished successfully

**A/D and B/C not covered!**

# Basic experiments in the classroom

## *Evaluating stuck-at fault model*

1: Experiment results 05:16:27 [ON1, all defects]

2: Experiment results 05:23:09 [ON1, all defects]

Fault table

DCBA	Defects																Outputs												
	A/B	A/C	A/D	A/gnd	A/n1	A/Q	A/vdd	B/C	B/D	B/gnd	B/Q/n1	B/Q	B/vdd	C/D	C/gnd	C/n1	C/Q	C/vdd	D/gnd	D/n1	D/Q	D/vdd	n1/gnd	n1/D/vdd	Q/gnd	n1/Q	Q/vdd	Q	
0010	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	1	1	1	0	1	1	1	1	1	1	0	0	0	H
0100	0	0	0	0	0	1	1	0	0	0	1	1	1	0	0	0	0	0	0	0	0	1	0	0	0	1	1	0	H
0110	1	1	0	0	0	0	0	0	1	1	0	1	0	1	1	1	1	0	0	0	0	0	0	0	1	0	0	1	L
1001	1	1	0	1	1	1	0	0	1	0	0	0	0	1	0	0	0	0	1	1	1	0	0	1	0	0	1	L	
0101	1	0	1	1	1	1	0	1	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	1	0	0	1	L	
<b>Coverage</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>		

Coverage: 100.000%

Save... Print... Close


ed faults

se

**Either 0101 or 1010 vector need to be added**

# Basic experiments in the classroom

*Bridging faults: wired-AND or wired-OR?*



Complex gate ON1, defect: **B/C**

Test	wired AND	wired OR
	<i>DCBA</i>	<i>DCBA</i>
1	1010	1100
2	0101	0100
3		0011
4		0010

# Basic experiments in the classroom

*Bridging faults: wired-AND or wired-OR?*

1: Experiment results 04:43:48 [ON1, single defect: B/C]

DCBA	Q	PASS/FAIL
0000	1/OK	PASS
0001	1/OK	PASS
0010	1/OK	PASS
0011	1/OK	PASS
0100	1/OK	PASS
<b>0101</b>	<b>1/Fail</b>	<b>FAIL</b>
0110	0/OK	PASS
0111	0/OK	PASS
1000	1/OK	PASS
1001	0/OK	PASS
<b>1010</b>	<b>1/Fail</b>	<b>FAIL</b>
1011	0/OK	PASS
1100	1/OK	PASS
1101	0/OK	PASS
1110	0/OK	PASS
1111	0/OK	PASS

*failed patterns*

Save... Info... Close


Test	wired AND	wired OR
	DCBA	DCBA
1	1010	1100
2	0101	0100
3		0011
4		0010

**Wired AND model describes this defect**



# Basic experiments in the classroom

## *Bridging faults: further study*



Complex gate ON1, defect: **D/Q**

Test	wired AND	wired OR
	DCBA	DCBA
1	0000	0001
2	0001	0010
3	0010	0011
4	0011	1001
5	0100	1010
6	1001	1011
7	1010	1101
8	1011	1110
9		1111

# Basic experiments in the classroom

## *Bridging faults: further study*

DCBA	Q	PASS/FAIL
0000	0/Fail	FAIL
0001	0/Fail	FAIL
0010	0/Fail	FAIL
0011	0/Fail	FAIL
0100	0/Fail	FAIL
0101	0/OK	PASS
0110	0/OK	PASS
0111	0/OK	PASS
1000	1/OK	PASS
1001	1/Fail	FAIL
1010	1/Fail	FAIL
1011	1/Fail	FAIL
1100	1/OK	PASS
1101	1/Fail	FAIL
1110	1/Fail	FAIL
1111	1/Fail	FAIL


Test	wired AND	wired OR
	DCBA	DCBA
1	0000	0001
2	0001	0010
3	0010	0011
4	0011	1001
5	0100	1010
6	1001	1011
7	1010	1101
8	1011	1110
9		1111

**Neither wired AND nor wired OR!?**

**Victim-aggressor behavior: D is a stronger driver!**

# Basic experiments in the classroom


## *Behavior of shorts in DefSim*



# Basic experiments in the classroom

## *$I_{DDQ}$ versus voltage testing*

Impossible to  
generate test  
vectors for  
A/B and D/C



**Complex gate AN1**



# Basic experiments in the classroom

## $I_{DDQ}$ versus voltage testing

Impossible to generate test vectors for A/B and D/C

1: Experiment results 03:16:07 [AN1, all defects]

Fault table

DCBA	Defects																Outputs												
	A/B	A/C	A/D	A/gnd	A/m1	A/Q	A/vdd	B/C	B/D	B/gnd	B/m1	B/Q	B/vdd	C/D	C/gnd	C/m1	C/Q	C/vdd	D/gnd	D/m1	D/Q	D/vdd	m1/B/gnd	m1/vdd	Q/gnd	m1/Q	Q/vdd	Output H	Output L
0000	0	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	1	0	0	0	1	0	1	0	1	0	0	H	H
0001	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	1	0	0	1	1	0	1	0	1	0	0	H	H
0010	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0	1	1	0	0	1	1	0	1	0	1	0	0	H	H
0011	0	1	1	1	1	1	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	L	L
0100	0	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	H	H
0101	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	1	1	1	0	1	0	0	H	H
0110	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	H	H	
0111	0	0	1	1	1	1	0	0	1	1	0	1	0	0	0	0	1	0	0	0	0	0	1	0	0	1	L	L	
1000	0	0	0	0	1	1	0	0	0	0	1	1	0	0	0	1	1	1	0	0	0	0	1	0	1	0	0	H	H
1001	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	0	H	H
1010	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1	0	1	0	0	H	H
1011	0	1	0	1	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	1	0	0	1	0	0	1	L	L	
1100	0	1	1	0	0	0	1	1	0	0	0	0	0	0	1	0	1	0	1	0	1	0	0	0	0	1	1	L	L
1101	0	0	0	0	1	0	1	1	0	0	0	0	0	0	1	0	1	0	1	0	1	0	0	0	0	1	1	L	L
1110	0	1	1	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	1	0	1	0	0	0	0	1	1	L	L
1111	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0	0	0	0	0	1	L	L	L
Coverage	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1		


Coverage: 92.593%

undetected faults

Save... Print... Close

# Basic experiments in the classroom

## $I_{DDQ}$ versus voltage testing

**C** 

Show Transistor Level Schematics

Simulation Options

- All defects
- All stuck-at faults
- Single defect: B/Q

Activate  $I_{DDQ}$

Ready Experiment

3: Experiment results 09:37:07 [AN1, all defects, Iddq activated]

Fault table

DCBA	Defects																Outputs												
	A/B	A/C	A/D	A/gnd	A/m1	A/Q	A/vdd	B/C	B/D	B/gnd	B/m1	B/Q	B/vdd	C/D	C/gnd	C/m1	C/Q	C/vdd	D/gnd	D/m1	D/Q	D/vdd	in1/B/gnd	in1/vdd	Q/gnd	in1/Q	Q/vdd	L	Q
1110	1	1	1	0	1	0	1	0	0	1	0	1	0	0	1	0	1	0	1	0	1	0	1	0	0	1	1	L	L
0011	0	1	1	1	1	0	1	1	1	1	1	0	0	0	0	0	0	1	0	0	0	1	1	1	0	0	1	L	L
0101	1	0	1	1	0	0	0	1	0	0	1	1	1	1	1	0	0	0	0	1	1	1	1	0	1	0	0	H	H
1010	1	0	1	0	1	1	1	1	0	1	0	0	0	1	0	1	1	1	1	0	0	0	1	0	1	0	0	H	H
Coverage	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		

Coverage: 100.000%

Save... Print... Close

**$I_{DDQ}$  testing solves the observability problem**

# Basic experiments in the classroom

## Memory effects due to shorts

DCBA

0001

0000

0001

The screenshot shows the DefSim by Testonica interface. The main window displays a gate-level schematic with four inputs (A, B, C, D) and two outputs (Y1, Y2). The schematic includes several logic gates: a NOT gate (NO42), an AND gate (AN3), an OR gate (ON1), and another AND gate (AN1). The circuit is connected to a bus labeled K1 and K2. The right panel shows the input vectors for the DCBA test: 0001, 0000, and 0001. The bottom panel contains measurement options, including a dropdown menu for 'Single defect' set to 'I1/O1', and a large green 'Run' button. The status bar at the bottom indicates 'Ready' and 'Experiment finished successfully'.

# Basic experiments in the classroom


## *Memory effects due to shorts*

DCBA

0001

0000

0001



DCBA	Y2	Y1	PASS/FAIL
0001	1/Fail	1/OK	FAIL
0000	0/OK	0/OK	PASS
0001	0/OK	0/Fail	FAIL



# Basic experiments in the classroom

## Memory effects due to opens

BA  
00  
10  
11  
10

The screenshot shows the DefSim by Testonica interface. The main window displays a gate-level schematic of a NAND gate labeled 'nand2' with inputs 'A' and 'B' and output 'Q'. The input vectors are listed as 00, 10, 11, and 10. The measurement options are set to 'Single defect: NA2\_08'. A large green 'Run' button is visible. The status bar at the bottom indicates 'Ready' and 'Experiment finished successfully'.

DefSim by Testonica  
File Options Window Help

NA2\_o: NAND( A, B ) - opens

Gate-Level Schematics

Input Vectors [4]  
BA  
00  
10  
11  
10

Show Transistor Level Schematics

Measurement Options

All defects  
 All stuck-at faults  
 Single defect: NA2\_08  
 Activate I<sub>DDQ</sub>

Run

Open... Save...

Generate

SAF ATPG  
Exhaustive Test  
Random Test 5

Ready Experiment finished successfully

# Basic experiments in the classroom


## *Memory effects due to opens*

2: Experiment results 11:46:25 [NA2\_o, single defec...]

Test results

BA	Q	PASS/FAIL
00	1/OK	PASS
10	1/OK	PASS
11	0/OK	PASS
10	0/Fail	FAIL

Save... Print... Close





# Future work

*Current version is only the first step; our plans are*

- Looking into *other* defect types – increasing diversity
- Implementing *didactically* interesting defects
- Development of new DefSim IC versions for *research* needs
- Updating DefSim IC using upcoming CMOS technologies
- Development of new teaching lab scenarios



# Conclusions

- The educational integrated circuit *DefSim* was designed and manufactured.
- This chip is dedicated to development of students' skills in fault simulation and test pattern generation for digital circuits.
- It allows applying both voltage (i.e. logical) and current test methods and offers comparing of their efficiencies on basic digital circuit examples.
- Operation of DefSim was verified experimentally.
- “Plug and Play” DefSim bundle represents a unique and easy to handle educational and research environment.



A close-up photograph of a black microchip with gold pins, mounted on a green printed circuit board (PCB). The chip has the text 'DefSim2', 'Reason', and 'Imio' printed on it. The background shows other components and traces on the board.

Thank your for your attention!

Try DefSim at <http://www.defsim.com>

Read more about DefSim at [www.testonica.com](http://www.testonica.com)

Read more about REASON project at  
<http://reason.imio.pw.edu.pl/>

