### Introduction: The Problem is Money?



**Technical University Tallinn, ESTONIA** 

### **Design for Testability**

#### The problem is - QUALITY:



$$DL = \frac{P_a}{(1-P)^n + P_a} = 1 - (1-P)^{n-m} = 1 - Y^{\frac{n-m}{n}} = 1 - Y^{(1-\frac{m}{n})} = 1 - Y^{(1-T)}$$

- *n* number of defects
- *m* number of faults tested
- **P** probability of a defect
- $P_a$  probability of accepting a bad product
- T test coverage

 $P_a = (1-P)^m - (1-P)^n$ 

 $Y = (1 - P)^{n}$ 

# **Testability of Design Types**

#### **General important relationships:**

- T (Sequential logic) < T (Combinational logic) <u>Solutions:</u> Scan-Path design strategy
- T (Control logic) < T (Data path) <u>Solutions:</u> Data-Flow design, Scan-Path design strategies
- T (Random logic) < T (Structured logic)</li>

<u>Solutions:</u> Bus-oriented design, Core-oriented design

• T (Asynchronous design) < T (Synchronous design)

### **Testability Estimation Rules of Thumb**

#### **Circuits less controllable**

- Decoders
- Circuits with feedback
- Counters
- Clock generators
- Oscillators
- Self-timing circuits
- Self-resetting circuits

#### **Circuits less observable**

- Circuits with feedback
- Embedded
  - RAMs
  - ROMs
  - PLAs
- Error-checking circuits
- Circuits with redundant nodes

# Fault Redundancy

#### Hazard control circuit:

Error control circuitry:



Redundant AND-gate Fault = 0 is not testable



E = 1 if decoder is fault-free Fault = 1 is not testable



# **Hard to Test Faults**

#### **Evaluation of testability:**

- Controllability
  - C<sub>0</sub> (*i*)
  - C<sub>1</sub> (j)
- Observability
  - O<sub>Y</sub> (*k*)
  - O<sub>z</sub> (*k*)
- Testability



### **Probabilistic Testability Measures**

#### Controllability calculation:

Value: minimum number of nodes that must be set in order to produce 0 or 1

For inputs:  $C_0(i) = p(x_i=0)$   $C_1(i) = p(x_i=1) = 1 - p(x_i=0)$ 

For other signals: recursive calculation rules:



**Technical University Tallinn, ESTONIA** 

#### Straightforward methods:



For all inputs:  $p_k = 1/2$ 

Calculation gate by gate:  $p_a = 1 - p_1 p_2 = 0,75,$  $p_b = 0,75, p_c = 0,4375, p_v = 0,22$ 

Parker - McCluskey algorithm:  

$$p_y = p_c p_2 = (1 - p_a p_b) p_2 =$$
  
 $= (1 - (1 - p_1 p_2) (1 - p_2 p_3)) p_2 =$   
 $= p_1 p_2^2 + p_2^2 p_3 - p_1 p_2^3 p_3 =$   
 $= p_1 p_2 + p_2 p_3 - p_1 p_2 p_3 = 0,38$ 

### **Probabilistic Testability Measures**

Parker-McCluskey:



For all inputs:  $p_k = 1/2$ 

**Observability:** 

$$p(\partial y/\partial a = 1) = p_b p_2 =$$

= 
$$(1 - p_2 p_3) p_2 = p_2 - p_2^2 p_3$$

$$= p_2 - p_2 p_3 = 0.25$$

**Testability:** 

$$p(a \equiv 1) = p(\partial y / \partial a = 1) (1 - p_a) =$$
  
= (p\_2 - p\_2 p\_3)(p\_1 p\_2) =  
= p\_1 p\_2^2 - p\_1 p\_2^2 p\_3 =  
= p\_1 p\_2 - p\_1 p\_2 p\_3 = 0,125

#### **Cutting method**

#### Idea:

 Complexity of exact calculation is reduced by using lower and higher bounds of probabilities

#### **Technique:**

- Reconvergent fan-outs are cut except of one
- Probability range of [0,1] is assigned to all the cut lines
- The bounds are propagated by straightforward calculation



Lower and higher bounds for the probabilities of the cut lines:

 $p_{71} := (0;1), \ p_{72} := (0;1), \ p_{73} := 0,75$ 

- For all inputs:
   p<sub>k</sub> = 0,5
- Reconvergent fan-outs are cut except of one – 7<sub>1</sub> and 7<sub>2</sub>
- Probability range of [0,1] is assigned to all the cut lines -7<sub>1</sub> and 7<sub>2</sub>
- The bounds are propagated by straightforward calculation



#### Calculation steps:

| <b>p</b> k             | [р <sub>LВ</sub> , р <sub>нВ</sub> ) | Exact p <sub>k</sub> | <b>p</b> <sub>k</sub> | [р <sub>ьв</sub> , р <sub>нв</sub> ) | Exact p <sub>k</sub> |
|------------------------|--------------------------------------|----------------------|-----------------------|--------------------------------------|----------------------|
| <b>p</b> 7             | 3/4                                  | 3/4                  | <b>p</b> b            | [1/2, 1]                             | 5/8                  |
| <b>p</b> <sub>71</sub> | [0, 1]                               | 3/4                  | <b>p</b> c            | 5/8                                  | 5/8                  |
| <b>p</b> 72            | [0, 1]                               | 3/4                  | p <sub>d</sub>        | [1/2, 3/4]                           | 11/16                |
| <b>p</b> <sub>73</sub> | 3/4                                  | 3/4                  | p <sub>e</sub>        | [1/4, 3/4]                           | 19/32                |
| pa                     | [1/2, 1]                             | 5/8                  | <b>p</b> y            | [34/64, 54/64]                       | 41/64                |

# Method of conditional probabilities



P(y) = p(y|x=0) p(x=0) + p(y|x=1) p(x=1)

**Conditional probabilitiy** 

#### Idea of the method:

Two conditional probabilities are calculated along the paths (NB! not bounds as in the case of the cutting method)

Since no reconvergent fanouts are on the paths, no danger for signal correlations

# Method of conditional probabilities

$$p(y) = \sum_{i \in (0,1)} p(y/(x=i) p(x=i))$$



**NB!** Probabilities  $P_k = [P_k^* = p(x_k/x_7=0), P_k^{**} = p(x_k/x_7=1)]$ are propagated, not bounds as in the cutting method. For all inputs:  $p_k = 1/2$ 



 $p_y = p(y/x_7=0)(1 - p_7) + p(y/x_7=1)p_7 = (1/2 \times 1/4) + (11/16 \times 3/4) = 41/64$ 

#### **Method of Test Points:**



Block 1 is not observable, Block 2 is not controllable

Improving controllability and observability:



#### 1- controllability:

CP = 0 - normal working mode CP = 1 - controlling Block 2 with signal 1

#### **0- controllability:**

CP = 1 - normal working mode CP = 0 - controlling Block 2 with signal 0

#### **Multiplexing monitor points:**

To reduce the number of output pins for observing monitor points, multiplexer can be used:

2<sup>n</sup> observation points are replaced by a single output and n inputs to address a selected observation point

#### **Disadvantage:**

Only one observation point can be observed at a time



Number of additional pins: (n + 1) Number of observable points: [2<sup>n</sup>]

```
Advantage: (n + 1) \ll 2^n
```

#### **Multiplexing monitor points:**

To reduce the number of output pins for observing monitor points, multiplexer can be used:

To reduce the number of inputs, a counter (or a shift register) can be used to drive the address lines of the multiplexer

#### Disadvantage:

Only one observation point can be observed at a time



Number of additional pins: 2 Nmber of observable points: [2<sup>n</sup>]

Advantage: 2 << 2<sup>n</sup>

#### **Demultiplexer for implementing control points:**



To reduce the number of input pins for controlling testpoints, demultiplexer and a latch register can be used.

#### **Disadvantage:**

N clock times are required between test vectors to set up the proper control values

Number of additional pins:(n + 1)Number of control points: $2^{n-1} < N \le 2^n$ 

Advantage: (n + 1) << N

#### **Demultiplexer for implementing control points:**



Number of additional pins: 2 Number of control points: N

Advantage: 2 << N

To reduce the number of input pins for controlling testpoints, demultiplexer and a latch register can be used.

To reduce the number of inputs for addressing, a counter (or a shift register) can be used to drive the address lines of the demultiplexer

#### **Disadvantage:**

N clock times are required between test vectors to set up the proper control values

### Time-sharing of outputs for monitoring

To reduce the number of output pins for observing monitor points, timesharing of working outputs can be introduced: no additional outputs are needed

To reduce the number of inputs, again counter or shift register can be used if needed



Number of additional pins: 1 Number of control points: N

Advantage: 1 << N

### **Time-sharing of inputs for controlling**



To reduce the number of input pins for controlling test points, time-sharing of working inputs can be introduced.

To reduce the number of inputs for driving the address lines of demultiplexer, counter or shift register can be used if needed

```
Advantage: 1 << N
```

Technical University Tallinn, ESTONIA

#### Given a circuit:

- CP1 and CP2 are not controllable
- CP3 and CP4 are not observable

**DFT task:** Improve the testability by using a single control input, no additional inputs/outputs allowed





**Given a circuit**: CP1 and CP2 are not controllable  $\rightarrow$  Improving the controllability





**Technical University Tallinn, ESTONIA** 

#### Logical redundancy:

#### Redundancy should be avoided:

- If a redundant fault occurs, it may invalidate some test for nonredundant faults
- Redundant faults cause difficulty in calculating fault coverage
- Much test generation time can be spent in trying to generate a test for a redundant fault

#### **Redundancy intentionally added:**

- To eliminate hazards in combinational circuits
- To achieve high reliability (using error detecting circuits)

Hazard control circuitry:



Redundant AND-gate Fault  $\equiv 0$  not testable

Additional control input added:

- T = 1 normal working mode
- T = 0 testing mode

#### Fault redundancy:

**Error control circuitry:** 



E = 1 if decoder is fault-free Fault = 1 not testable **Testable error control circuitry:** 



Additional control input added:  $T \equiv 0$  - normal working mode T = 1 - testing mode

# **Scan-Path Design**



The complexity of testing is a function of the number of feedback loops and their length

The longer a feedback loop, the more clock cycles are needed to initialize and sensitize patterns

Scan-register is a aregister with both shift and parallel-load capability

- T = 0 normal working mode
- T = 1 scan mode

**Normal mode :** flip-flops are connected to the combinational circuit

**Test mode:** flip-flops are disconnected from the combinational circuit and connected to each other to form a shift register

# **Scan-Path Design and Testability**



### **Parallel Scan-Path**



### **Partial Scan-Path**



In partial scan instead of full-scan, it may be advantageous to scan only some of the flip-flops

<u>Example:</u> counter – even bits joined in the scan– register

### **Partial Scan Path**



# **Testing with Minimal DFT**

#### Hierarhical test generation with Scan-Path:



### **Random Access Scan**



In random access scan each flip-flop in a logic network is selected individually by an address for control and observation of its state

#### Example:

Delay fault testing

# Improving Testability by Inserting CPs



**Technical University Tallinn, ESTONIA** 

### **Built-In Self-Test**

#### Motivations for BIST:

- Need for a cost-efficient testing (general motivation)
- Doubts about the stuck-at fault model
- Increasing difficulties with TPG (Test Pattern Generation)
- Growing volume of test pattern data
- Cost of ATE (Automatic Test Equipment)
- Test application time
- Gap between tester and UUT (Unit Under Test) speeds

#### Drawbacks of BIST:

- Additional pins and silicon area needed
- Decreased reliability due to increased silicon area
- Performance impact due to additional circuitry
- Additional design time and cost

#### SoC BIST **Optimization:** testing time $\downarrow$ **Embedded Tester** Core 1 memory cost $\downarrow$ power consumption $\downarrow$ Test Test access -Controller BIST mechanism hardware cost ↓ test quality ↑ -Tester Memory BIST BIST BIST Core 5 Core 3 Core 4 System on Chip

Technical University Tallinn, ESTONIA
#### **General Architecture of BIST**



- BIST components:
  - Test pattern generator (TPG)
  - Test response analyzer (TRA)
- TPG & TRA are usually implemented as linear feedback shift registers (LFSR)
- Two widespread schemes:
  - test-per-scan
  - test-per-clock

### **Built-In Self-Test**



- Assumes existing scan
   architecture
- Drawback:
  - Long test application time

#### **Test per Scan:**

Initial test set:

T1: 1100 T2: 1010 T3: 0101 T4: 1001

#### **Test application:**

1100 T 1010 T 0101T 1001 T Number of clocks =  $(4 \times 4) + 4 = 20$ 

### **Built-In Self-Test**

#### **Test per Clock:**



## **Pattern Generation**

#### **Pseudorandom test generation by LFSR:**



- Using special LFSR registers
  - Test pattern generator
  - Signature analyzer
- Several proposals:
  - BILBO
  - CSTP
- Main characteristics of LFSR:
  - polynomial
  - initial state
  - test length

#### **Pseudorandom Test Generation**

#### **LFSR – Linear Feedback Shift Register:**



**Polynomial:**  $P(x) = x^4 + x^3 + 1$ 

#### **Pseudorandom Test Generation**

#### **LFSR – Linear Feedback Shift Register:**

#### Why modular LFSR is useful for BIST?



#### **BILBO BIST Architecture**

#### Working modes: B1 → LFSR 1 **B2** → **B1 B2** 0 Normal mode 0 0 1 Reset CC1 1 0 Test mode 1 1 Scan mode B1 → **Testing modes:** LFSR 2 **B2** – **CC1**: LFSR 1 - TPG LFSR 2 - SA CC2 **CC2**: LFSR 2 - TPG LFSR 1 - SA

### **Reconfiguration of the LFSR**



#### **Pseudorandom Test Generation**



**Polynomial:**  $P(x) = x^4 + x^3 + 1$ 

$$\begin{bmatrix} X_4 (t+1) \\ X_3 (t+1) \\ X_2 (t+1) \\ X_1 (t+1) \end{bmatrix} = \begin{bmatrix} 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \\ 1 & h_3 & h_2 & h_1 \\ 1 & h_3 & h_2 & h_1 \end{bmatrix} \begin{bmatrix} X_4 (t) \\ X_3 (t) \\ X_2 (t) \\ X_1 (t) \\ 1 & 0 & 0 \end{bmatrix}$$

| t | x | <b>X</b> <sup>2</sup> | <b>X</b> <sup>3</sup> | <b>X</b> <sup>4</sup> | t  | x | <b>X</b> <sup>2</sup> | <b>X</b> <sup>3</sup> | <b>X</b> <sup>4</sup> |
|---|---|-----------------------|-----------------------|-----------------------|----|---|-----------------------|-----------------------|-----------------------|
| 1 | 0 | 0                     | 0                     | 1                     | 9  | 0 | 1                     | 0                     | 1                     |
| 2 | 1 | 0                     | 0                     | 0                     | 10 | 1 | 0                     | 1                     | 0                     |
| 3 | 0 | 1                     | 0                     | 0                     | 11 | 1 | 1                     | 0                     | 1                     |
| 4 | 0 | 0                     | 1                     | 0                     | 12 | 1 | 1                     | 1                     | 0                     |
| 5 | 1 | 0                     | 0                     | 1                     | 13 | 1 | 1                     | 1                     | 1                     |
| 6 | 1 | 1                     | 0                     | 0                     | 14 | 0 | 1                     | 1                     | 1                     |
| 7 | 0 | 1                     | 1                     | 0                     | 15 | 0 | 0                     | 1                     | 1                     |
| 8 | 1 | 0                     | 1                     | 1                     | 16 | 0 | 0                     | 0                     | 1                     |

## **Theory of LFSR: Primitive Polynomials**

#### **Properties of Polynomials:**

- Irreducible polynomial cannot be factored, is divisible only by itself
- Irreducible polynomial of degree *n* is characterized by:
  - An odd number of terms including 1 term
  - Divisibility into  $1 + x^k$ , where  $k = 2^n 1$
- Any polynomial with all even exponents can be factored and hence is *reducible*
- An irreducible polynomial of degree *n* is *primitive* if it divides the polynomial 1+x<sup>k</sup> for k = 2<sup>n</sup> 1, but not for any smaller positive integer k

#### **Polynomials of degree n=3 (examples):** $k = 2^n - 1 = 2^3 - 1 = 7$

**Primitive polynomials:** 

$$x^3 + x^2 + 1$$

 $x^{3} + x + 1$ 

The polynomials will divide evenly the polynomial  $x^7 + 1$  but not any one of k < 7, hence, they are primitive

They are also reciprocal: coefficients are 1011 and 1101

#### Reducible polynomials (non-primitive):

Primitive polynomial  $x^{3} + 1 = (x + 1)(x^{2} + x + 1)$  $x^{3} + x^{2} + x + 1 = (x + 1)(x^{2} + 1)$ 

The polynomials don't divide evenly the polynomial  $x^7 + 1$ 

Is  $x^4 + x^2 + 1$  a primitive polynomial?

Irreducible polynomial of degree *n* is characterized by:

- An odd number of terms including 1 term?

Yes, it includes 3 terms

- Divisibility into  $1 + x^k$ , where  $k = 2^n - 1$ 

No, there is remainder

 $x^4 + x^2 + 1$  is non-primitive?

**Divisibility check:** 



#### **Comparison of test sequences generated:**

| Primitive polyr | nomials         | Non-primitive polynomials |                     |  |
|-----------------|-----------------|---------------------------|---------------------|--|
| $x^3 + x + 1$   | $x^3 + x^2 + 1$ | $x^{3} + 1$               | $x^3 + x^2 + x + 1$ |  |
| 100             | 100             | 100                       | 100                 |  |
| 110             | 010             | 010                       | 110                 |  |
| 111             | 101             | 001                       | 011                 |  |
| 011             | 110             | 100                       | 001                 |  |
| 101             | 111             | 010                       | 100                 |  |
| 010             | 011             | 001                       | 110                 |  |
| 001             | 001             | 100                       | 011                 |  |
| 100             | 100             | 010                       | 001                 |  |



#### **Other Problems with Pseudorandom Test**

The main motivations of using random patterns are:

- low generation cost
- high initial efeciency





If Reset = 1 signal has probability 0,5 then counter will not work and 1 for AND gate may never be produced

## **Sequential BIST**

#### A DFT technique of BIST for sequential circuits is proposed

The approach proposed is based on all-branches coverage metrics which is known to be more powerful than all-statement coverage



#### **Problems with BIST: Hard to Test Faults**

The main motivations of using random patterns are:

Fault Coverage

- low generation cost
- high initial efeciency

Time



**Problem: Low fault coverage** 

#### **BIST: Weighted pseudorandom test**

#### Calculation of signal probabilities:



 For  $Pl_1$ :
 P = 0.15 

 For  $Pl_2$  and  $Pl_3$ :
 P = 0.6 

 For  $Pl_4 - Pl_6$ :
 P = 0.4 

Probability of detecting the fault  $\equiv 1$  at the input 3 of the gate G:

1) equal probabilities (p = 0.5):

$$P = 0.5 * (0.25 + 0.25 + 0.25) * 0.5^{3} =$$
  
= 0.5 \* 0.75 \* 0.125 =  
= 0.046

2) weighted probabilities: P = 0.85 \* \* (0.6 \* 0.4 + 0.4 \* 0.6 + 0.6<sup>2</sup>) \* \* 0.6<sup>3</sup> = = 0.85 \* 0.84 \* 0.22 = = 0.16

## **BIST: Weighted pseudorandom test**

Hardware implementation of weight generator





#### **Aliasing:**



#### Aliasing:



- L test length
- N number of stages in Signature Analyzer

 $k = 2^{L}$  - number of different possible responses

$$2^{L-N}-1$$
 - aliasing is possible

Probability of aliasing:  $P = \frac{2^{L-N} - 1}{2^L - 1} \xrightarrow{L >> 1}$ 

Parallel Signature Analyzer:

Single Input Signature Analyser



Signature calculating for multiple outputs:



## **BIST: Joining TPG and SA**



#### **Hybrid Built-In Self-Test**

#### **Deterministic patterns**



Hybrid test set contains pseudorandom and deterministic vectors

Pseudorandom test is improved by a stored test set which is specially generated to target the random resistant faults

#### **Optimization problem:**

Where should be this breakpoint?

#### **Pseudorandom Test**

**Determ.** Test

## **Optimization of Hybrid BIST**



## Hybrid BIST with Reseeding

The motivation of using random patterns is:

Fault Coverage

low generation cost -



**Problem:** low fault coverage  $\rightarrow$  long PR test



#### **Store-and-Generate Test Architecture**



- ROM contains test patterns for hard-to-test faults
- Each pattern  $P_k$  in ROM serves as an initial state of the LFSR for test pattern generation (TPG) **seeds**
- Counter 1 counts the number of pseudorandom patterns generated starting from P<sub>k</sub> width of the windows
- After finishing the cycle for Counter 2 is incremented for reading the next pattern P<sub>k+1</sub> – beginning of the new window

#### **Random BIST vs Functional BIST**



#### **Example: Functional BIST for Divider**

#### **Functional BIST quality analysis for**



## **Hybrid Functional BIST for Divider**

#### **Functional BIST implementation**



### **Functional Self-Test with DFT**



#### **Embedded BIST Based Fault Diagnosis**

#### **Pseudorandom test BISD** scheme: sequence: Fault vectors **Test Pattern Generator** (TPG) **BISD** DP **Control Unit** DP 3 Total Fault vectors 4 DP 5 б 7 8 **Circuit Under Diagnosis** 10 Q. 12 (CUD) **Test patterns** DP 10 11 12 DP **Pattern Signature Faults Diagnostic Points (DPs) –** patterns that detect new faults **Output Response** Further minimization of DPs – Analyser (ORA) as a tradeoff with diagnostic resolution

DP

DP

DP

DP

DP

## **Built-In Fault Diagnosis**

![](_page_70_Figure_1.jpeg)

### **Built-In Fault Diagnosis**

# Measuring of information we get from the test:

$$I = -p \log_2 p - (1-p) \log_2 (1-p)$$

# Pseudorandom test fault simulation (detected faults)

| Ν  |    | New faults | Coverage |
|----|----|------------|----------|
| 1  | 5  | 5          | 16.67%   |
| 2  | 15 | 10         | 50.00%   |
| 3  | 16 | 1          | 53.33%   |
| 4  | 17 | 1          | 56.67%   |
| 5  | 20 | 3          | 66.67%   |
| 6  | 21 | 1          | 70.00%   |
| 7  | 25 | 4          | 83.33%   |
| 8  | 26 | 1          | 86.67%   |
| 9  | 29 | 3          | 96.67%   |
| 10 | 30 | 1          | 100.00%  |
|    |    |            |          |

# Binary search with bisectioning of test patterns

![](_page_71_Figure_6.jpeg)

Average number of test sessions: 3,3 Average number of clocks: 8,67
## **Built-In Fault Diagnosis**

#### **Diagnosis with multiple signatures** (based on reasoning of spacial information):



### **Built-In Fault Diagnosis**



## **Pseudorandom Testing with LFSR**



## **Pseudorandom Testing with LFSR**



**Technical University Tallinn, ESTONIA** 

### **Deterministic Scan-Path Test**

#### **Test per Clock:**



Generation of the polynomial and seed for the given test sequence





Generation of the polynomial and seed for the given test sequence

System of linear equations:



**Embedding deterministic test patterns into LFSR sequence:** 

4) Solution:  $x_1 x_2 x_3 x_4 x_5$ - 1 0 0 0 1

LFSR sequence:

5) Polynomial: x<sup>5</sup> + x + 1 Seed: 01111



## Exam Tasks - 1

#### **Testability measures: probability calculation**

1.Calculation of the probability of a signal (7,8)

2.Comparison of probability calculation with Parker McCluskey and linear methods (7,8)

3.Calculation of the probabilistic testability of a fault (7,9)

4.Calculation of the length of pseudorandom test for detecting a fault (7,9)

5.Calculating of signal probabilities with Cutting Method (10,11)

6.Calculating of signal probabilities with the method of Conditional Probabilities (12,13)

## Exam Tasks - 2

#### **Design for testability:**

1.Comparison of test lengths for detecting a fault with and without of DFT (test point insertion) (7,9,14,25)

2.Calculation of test lengths (number of LFSR clocks) for different ad hoc designs: multiplexing of observers, de-multiplexing of control, time sharing (15-20)

3.Comparison of test lengths (number of LFSR clocks) for ad hoc and scan-based DFT solutions (15-20, 28)

## Exam Tasks - 3

#### **Built-in Self-Test:**

1.Calculation of the test sequence for a given LFSR polynomials (45,49)
2.Design of LFSR reconfiguration logic for given functions (43,44)
3.Determination if the LFSR polynomial is primitive or not (46,47,48)
4.Design a LFSR for a weighted pseudorandom testing with given probabilities (54,55)

5.Synthesis of an LFSR which is able to cover a given test pattern set (77-81)

6.Synthesis of an LFSR which is able to detect a given set of faults; generate the test sequence (75, 76)