Emulation tool for Built-In Logic Block Observer (BILBO) architectures.
input: | SSBDD model file (.agm) | |
---|---|---|
output: | Test pattern file (.tst) | |
syntax: | bilbo -gpoly <generator_poly> -ginit <generator_init> -apoly<analyzer_poly> -ainit<analyzer_init> [options] <design> | |
arguments: | generator_poly | Feedback polynomial of the generator LFSR in binary digits |
generator_init | Initial value of the generator LFSR in binary digits | |
analyzer_poly | Feedback polynomial of the analyzer LFSR in binary digits | |
analyzer_init | Initial value of the analyzer LFSR in binary digits | |
design | Name of the design file without .agm extension | |
options: | -lsb | Design outputs are connected to the side of less significant bits (lsb) of the analyzer LFSR. (Default is the side of most significant bits (msb)) |
-screen | Display LFSR contents on the screen | |
-count <cycles> | The length of the test in clock cycles. Default is 1000 |
LFSR bandwidth is determined by the number of binary digits in the specified initial state and polynomial. The number of digits in initial state must be equal to the number of digits in polynomial.
No Error Conditions defined
0 | Success |
---|---|
1 | Error |
Copyright © 1999 Design & Test Center